Abstract
Introduction
The cube-connected cycles (CCC) [7] is a popiilar parallel architecture, not only because it preserves most of the attractive properties of the hypercube, but also because it has degree boundedness of nodes and [lo] . The folded cube-connected cycles (FCCC 1, , disan efficient VLSI/WSI implementation [3], [SI, [9 c.ussed in [6] and [8] , is more attractive than the CC:C, as the former has smaller diameter, lower average distance, and higher fault tolerance. The n-dimensional folded cube-connected cycles, FCCC',, is the composition of an n-dimensional folded hypercube ['2], with an ( n + 1)-cycle; i.e., an n-dimensional folded hypercube with each of its vertices replaced by an (71 + 1 -cycle. by a pair (2, i ) , where Z is an Pi-bit vector that corresponds to the original folded hypercube node label, and i is a decimal quantity that takes values from 0 to 71. The vertex ( 2 , i ) is adjacent to the vertices (2,i + l), ( Z , i -l) , and (Z',,i) , where i) i + 1 and z -1 are computed cyclically (i.e., (i + 1 I n~od(ti + 1) and ( i -l )~f l O d ( 7 1 + I) respectively), and (ii) Z and Z z differs only in the i-th bit (with 2" = 2). In this paper, we try to establish that the FGCC network is realizable using VLSI/WSI, and that all such designs for the CCC are extendable to the FCCC as well. We assume a rectangular grid model as in [l] , which uses two layers of evenly spaced horizontal and vertical wires. Processing Elements (PES) are placed a t grid points. Wires running along the grid lines that meet at agrid point occupied by a processing
The new vertices (each of degree 3) are then 1 abeled 1063-9667/95 $04.00 0 1995 IEEE element (PE), represent the input/output links of that PE. Design efforts are focused on improving the reliability, yield, and fault tolerance. The approach is to incorporate some redundancy in the target structure and employ an appropriate reconfiguration scheme. Since area considerations have an important impact on reliability and yield, the area overhead due to the addition of redundant elements should be as small as possible. Hence, compact layout strategies are highly desirable for both redundant and non-redundant structures.
We present several layouts for the FCCC. For each of them, we derive expressions for the area, yield, and reliability. The rest of the paper is organized as follows. In Section 2, we propose two layouts for the FCCC (without redundancy). In Section 3, we discuss reconfigurable FCCC networks, and in Section 4, we present a building block approach. 2 Layouts with no redundant components
We now propose two layouts for the FI:CC. The first layout is a conventional one, and has been evolved using the strategy given in [7] . It is shown in Figure  2 Let all dimensions be specified in terms of a length unit A. The actual layout area depends on the ratio ni of the width of a P E to the width of a link. Assume the width of a link as wX. There are 2" cycles in F(, '(,'(&, and each c,ycle has one vertical track for links and one for PES. The width of the layout is thus 2"( 1 + m)wX.
There are 3 x 2"-' -1 horizontal tracks and each track has the width of a PE. Hence, the height of the layout is m(3 x 2"-' -1)wX. Therefore, the area is A~~c c -1
This is of O((&)'),
where N = (n + l)2".
Thus, the layout area is optimal with respect to the measure of complexity in the VLSI grid model of [7] . for the F C C C network, which can improve the yield, and has the following construction: Each column in layout-2 will have two cycles, as shown in Figure 3 . Two columns together form a pair, and and two pairs form a cluster, such that the layout will have 2n-3 clusters. The two cycles in a column are connected by their complementary cube link, and the cross cycles in a pair are connected by cube links in the 0-th dimension. Two pairs are linked by cube links of dimension 71-1 to form a cluster. The first and second clusters are linked by cube links of dimension 11 -2, first and third clusters are linked by cube links of dimension n -3, and so on. Likewiqe all the clusters are placed in the layout. The even dumbered cycles are placed in the upper half, whereas the odd numbered ones are placed in the lower half, for each column.
Area: The width of this layout is (2 + m)2"-lwX, and the height is m ( 3 x 2"-' -2)wX. Therefore, the area is A~c~c -2
constant factor improvement in area.
for m = 50 and vi = 5,
We propose one more layout (layout-2
This layout is not on 1 y optimal but also offers some Reliability: Though the number of links in both layouts remain the same, the average length of links will be less in layout-2. So the reliability of layout-:! would be higher than that of layout-1.
Yield: The random variable X is used to designate the number of faults per chip. The probability for k faults or failures occurring on a chip will be designated by P ( X = k ) . Then the probability of having k faults 
where (Y is the clustering parameter for the particular manufacturing pro cess, r is the Ci amma distribution,
A is the area, and D is the defec,t density. Observe that the yield is higher for layout-2, as it occupies lesser area.
Reconfigurable FCCC layouts
In this section, we present two reconfigurable F C C C network schemes. These are similar to the constructions suggested in [5] for reconfigurable cubeconnected cycles. The first scheme utilizes local spare processors and switches, and employs local reconfiguration scheme (LR-FCXX), while the second scheme is based on global spare cycles (columns) and rows of processors and switches, and global reconfiguration (GR-FCCC:). Both schemes use layout-1, and are capable of providing significant reliability improvement over the nonredundant F C C G network.
Locally reconfigurable FCCC
In LR-FCXX, spare PES and switches are included in each cycle of the F C C G network. The number of spare PES placed in each cycle is flexible, and is dependent on system constraints and reliability requirements. The faulty PES can be bypassed by a network of simple switches; as these switches route data around faulty PES. Reconfiguration is performed locally, with this strategy inside each cycle. Whenever a faulty PE is detected, a spare P E in the same cycle is switched in, to replace the faulty PE, and all the switches in that cycle are reprogrammed to reflect the changes. A link fault is treated as a P E fault, and is handled similarly. Figure 4 shows a layout of a locally reconfigurable F C C C with n = 3 (the spare PES are shown as square blocks).
A single spare PE per cycle may not provide sufficient reliability enhancement for large arrays, in which number of PES in each cycle is large (i.e., for large 7z), So multiple PES (G spares/cycle) may be included,
by dividing eac,h cyck into groups, with g PES and one spare P E in each group. The spare PES are linked together to form a ring of PES. The degree of each regular PE is four, and that of a spare PE is g + 4 (OT g + 3), since the spare PE is connecked to every F E in the same group, to two other spare PES in the same cycle, and to two(or one) spare PES in neighbouring c y c h . Now each group can tolerate one P E failure or one non-lateral link failure without performance degradation. Figure 4 shows a layout of a locally reconfigurable FCJCJC, with ?a = 3, G=l, and g = 4.
Area: The area of LR-FCCX layout is 
Globally reconfigurable FCCC
The GR-FCCX is based on spare cycles of processors laid out as columns, and spare rows of processors. T h e FCCC network is embedded in a switchprocessor lattice. T h e switch lattice is a regular structure, formed from programmable switches connected by data paths. The PES are not directly connected to each other, but are connected a t regular intervals to the switch lattice. A configuration setting enables the switch to establish a direct, static connection between two or more of its incident data paths. The degree of each P E or switch is fixed a t 4. The reconfiguration strategy is to replace a row or column containing one or more faulty PES with a spare row or column, respectively. The allocation of spare rows/columns may be done as in [4] . Figure 5 shows an embedding of FGCC3 in a switc.h-processor lattice.
Area: T h e area of the GR-FCXX is
Here we assume the width of a switch in the GR-FCCC scheme is the same as that of a link. In general, the LR-FCXX sc.heme requires lower layout area c,ompared to that of GR-FC(.:C. Reliability: For the GR-FCXX with r spare rows and c spare columns, the system is working if no more than r + c PES are faulty, bec.ause one spare row or c,olumn will cover a t least one faulty PE, although more faulty PES can be tolerated if some faulty PES lie in the same row or c,olumn. Therefore, the reliability of (: [5] is equal to R )k. Both LR-FCCC and GR-FC:CC are much more refiable than the nonredundant FCXX. In general, LR-FCXX has higher reliability than GR-FCCC:.
Yield: For the GR-FCCX with r spare rows and c spare columns, the circuit is repairable if the number of defec.ts is no more than r + c.
YGR-FCCC, [5] is a t least
Hence the yield, the above, because a sbare line can bypass more than one defect if they are on the same line. The redundant FCXCs give better yield than the nonredundant FCXX:.
Building block approach
In this section, we propose layouts of universal building blocks [ 9 , which could be used to build dancy. Each building block comprises one full cycle, or part of a cycle, and hence it requires a t least 2" blocks for building a nonredundant FC'CCn. The major advantage of this approach is the flexibility to construct F C C C network of any size. Another advantage is the facility to design fault-tolerant FCCC. The main drawback of the building block approach is that it increases the number of lengthy lateral links. Another drawbac.k is the introduction of some c,ritical components such as swithes into the structure, although the probability of failures of those critical components is relatively low.
FGCG networks o 1 any size and withlwithout redun-
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There are three ways of incorporating redundancy using the building bloc,k approach. One may add redundant elements to each building block and use a local reconfiguration scheme. A sec,ond possibility is to avoid internal redundancy, but to add spare blocks, requiring a global reconfiguration scheme. This may require additional external switches and links to interconnect blocks. The third possibility is to incorporate both local and global redundancy. Here, the reconfiguration process consists of two steps: first, a local reconfiguration is performed in each block if necessary, and then, after executing a diagnosis, the spare blocks c,an replace malfunctioning blocks. We use layout-2 for the building block approach. For block level redundancy construction, though spare PES, links, and switches are added to the building block, the degree of each PE remains four. Figure 6 shows a globally reconfigurable 3-dimensional building block F C C C with two spare blocks, constructed using blocks of size four with 4 2 + 2) PES (no internal redundancy). If we add re I;3 undant PES to each building block of Figure   6 , then we get a locally and globally reconfigurable building block FCCC.
Conclusions
In this paper, we show that the F C C C network is realizable using VLSI/WSI. Two types of layouts were proposed, and evaluated for reliability and yield.
The proposed reconfigurable FCCCs provide both reliability and yield improvement, and also fault tolerance without performance degradation. The universal building block approach allows the construction of fault tolerant FGCC networks of various dimensions.
